Teepu Sultan,Prof. Suresh S. Gawande. VLSI Architecture for FIR Filter Using Radix-4 Booth Multiplier and CBL Adder. IJARMT 2025, 2, 390-402.