Teepu Sultan,Prof. Suresh S. Gawande, “VLSI Architecture for FIR Filter using Radix-4 Booth Multiplier and CBL Adder”, IJARMT, vol. 2, no. 1, pp. 390–402, Feb. 2025.