[1]
Nikhil Srivastava, Prof. Suresh S. Gawande, “VLSI Architecture for Discrete Hartley Transform using MCSLA based Partition Technique”, IJARMT, vol. 2, no. 1, pp. 558–572, Mar. 2025.