Dheeraj Kumar, Prof. Suresh S. Gawande, “VLSI Architecture for Pipeline and Parallel Array based Matrix Multiplication using Deep Learning Technique”, IJARMT, vol. 2, no. 3, pp. 424–435, Aug. 2025.