Teepu Sultan,Prof. Suresh S. Gawande. “VLSI Architecture for FIR Filter Using Radix-4 Booth Multiplier and CBL Adder”. International Journal of Advanced Research and Multidisciplinary Trends (IJARMT), vol. 2, no. 1, Feb. 2025, pp. 390-02, https://www.ijarmt.com/index.php/j/article/view/110.