Teepu Sultan,Prof. Suresh S. Gawande. VLSI Architecture for FIR Filter using Radix-4 Booth Multiplier and CBL Adder. IJARMT [Internet]. 2025 Feb. 20 [cited 2025 Aug. 17];2(1):390-402. Available from: https://www.ijarmt.com/index.php/j/article/view/110